Synopsys - Analog Layout Engineer

Introduction
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security.

Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.

We are seeking for Analog Mixed Signal (A&MS) Layout Engineer to join our talented team.

Position: Analog Layout Engineer/ A&MS Layout Engineer

Level: Senior/Staff Engineer

Job Description:

• Work on custom layout Analog IPs like High Speed IOs, PLL, DLL, Bandgap, High Speed macros for PHY, Clock trees...
• Floor planning, power design, signal routing strategy, EMIR awareness, parasitic optimization for layout blocks from schematics
• Understand and apply Analog Layout techniques to ensure design meet performance with minimum area and good yield.
• Participate in building and enhancing layout flow for faster, higher quality design process.
• Do layout verification for DRC/LVS/ERC/ANT/ESD/DFM
• Do PERC verification for ESD/LUP checks
• Complete all design quality checks and data quality checks
• Work with Place and Route engineer to integrate analog layouts into top level.
• Work with Package team to ensure the integration of top die and package
• Do design reviews across global team
• May collaborate in package design (interposer design, RDL design)
• Work closely with design team in Viet Nam, USA, Canada and other countries to ensure the success of the whole product.
• May join research programs to implement new ideas for future products and flows
• May lead a layout team to complete a full design block
• Mentor junior layout engineers or interns

Opportunities:

• SNPS is the world number one IP provider. Work with many experts from around the world and talented highly motivated Viet Nam engineering team
• Professional, innovative, fair and fun working environment. Strong culture company.
• Competitive salary and benefit. Strong support from company for health: Insurance, Sport clubs: Football, Ping-Pong, Badminton, Yoga, Zumba …
• Strong support from company for team building, social activities: Team trip, Family Day…
• Opportunity to get in touch with the complete design flow of a real complicated Analog Mixed Signal Design from specification to silicon.
• Chance to work with bleeding edge technologies like: 2.5D/3D IC, Tbps Die to Die interface that enable Data Center, AI/ML, 5G applications.
• Clear career path of self-development to either Technical Expert or Design Leader/Manager
• Travel to USA, Europe and Asia for training or on-site support.

Key Qualifications

• BS in Electronics Engineering, Electromechanics, Physics, Telecommunications.
• 3+ years of experience in custom layout.
• Familiar with Layout entry tools: Cadence, Synopsys
• Familiar with Layout verification tools: Mentor Calibre, Synopsys ICV
• Understand basic semiconductor fabrication processes
• Understand MOSFET fundamentals
• Understand layout techniques for high speed, matching, ESD, Latchup, Antenna, EMIR.
• Experienced with mentoring/leading junior layouts to complete a design.
• Experienced with writing layout review presentations and layout verification reports
• Good English communication
• Strong team player
• Self-motivated, humble, honest and willing to learn.

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

• Bằng cấp: Đại học
• Độ tuổi: Không giới hạn tuổi
• Hình thức: Nhân viên chính thức